Lateral/vertical semiconductor device

ABSTRACT

A lateral semiconductor device and/or design including a space-charge generating layer and electrode located on an opposite side of a device channel as contacts to the device channel is provided. The space-charge generating layer is configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the contacts to the device channel.

REFERENCE TO RELATED APPLICATIONS

The current application claims the benefit of U.S. Provisional Application No. 61/701,669, titled “Lateral/Vertical Semiconductor Device,” which was filed on 16 Sep. 2012, and U.S. Provisional Application No. 61/840,600, titled “Lateral/Vertical Semiconductor Device,” which was filed on 28 Jun. 2013, both of which are hereby incorporated by reference.

TECHNICAL FIELD

The disclosure relates generally to semiconductor devices, and more particularly, to an improved semiconductor device design.

BACKGROUND ART

In power semiconductor devices, achieving the highest breakdown voltage simultaneously with minimal on-resistance is one of the most important performance characteristics. Lateral geometry devices, such as field-effect transistors (FETs), including metal oxide semiconductor FETs (MOSFETs), metal semiconductor FETs (MESFETs), high electron mobility transistors (HEMTs), etc., have a channel aligned along the semiconductor surface, and which is often located close to the semiconductor surface. If the space-charge (depletion) region occupies only a portion of the gate-drain spacing, the electric field in that spacing is strongly non-uniform and can result in premature breakdown, which limits the device performance. Due to a high carrier concentration in the channel and the close vicinity of the channel to the semiconductor surface, efficient control over the space charge distribution in the gate-drain spacing is extremely challenging.

FIG. 1A shows a conventional heterostructure FET (HFET) 2A according to the prior art, and FIG. 2 shows an illustrative electric field distribution chart according to the prior art. As illustrated in FIG. 2, the electric field profile in the gate-drain spacing having a distance, L_(GD), shown in FIG. 1A exhibits a strong peak near the gate edge when the HFET 2A is operated as a switch (without a field plate). The peak width is defined by the carrier concentration in the channel. To this extent, a breakdown voltage for the HFET 2A does not increase when the gate-drain spacing distance L_(GD) is increased.

One approach to lower the peak electric field near the gate edge is the use of one or more field-modulating plates (FPs), which can be connected to either the gate, source, or drain electrode. FIG. 1B shows a conventional heterostructure FET (HFET) 2B including a field plate FP according to the prior art. As illustrated in FIG. 2, the field plate structure decreases the peak field near the gate electrode edge by splitting it into two peaks, thereby increasing the breakdown voltage for the device. However, even multiple field plate structures, which split the electric field into even more peaks, cannot achieve a uniform electric field in the device channel.

Additionally, optimal configuration of multiple field plates is difficult to achieve. For example, the optimal configuration requires precisely controlled field plate length and dielectric thickness variation along the channel. In addition, prior art field plates have either source or gate potential applied to them, and therefore significant voltage exists between the field plate and the drain electrode. As a result, a device including field plate(s) can suffer from premature breakdown between the field plate(s) and the drain electrode. Furthermore, the field plate(s) increases the inter-electrode and electrode-semiconductor capacitances and therefore decreases the device maximum operating frequency.

As a result of the above limitations, current high-voltage FET switches (i) do not achieve the breakdown voltages predicted by fundamental material properties and (ii) exhibit breakdown voltage—gate-drain spacing dependence saturating at high voltages, typically four hundred volts and above, which imposes serious limitations on device design for kilovolt switching applications.

SUMMARY OF THE INVENTION

Aspects of the invention provide a lateral semiconductor device and/or design including a space-charge generating layer and electrode located on an opposite side of a device channel as contacts to the device channel. The space-charge generating layer is configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the contacts to the device channel.

A first aspect of the invention provides a lateral semiconductor device comprising: a device channel; a first contact on a first end of the device channel; a second contact on a second end of the device channel, wherein the second end is opposite the first end, and wherein the first and second contacts are located on a first side of the device channel; a space-charge generating layer located on a second side of the device channel opposite the first side; and an electrode electrically connected to the space-charge generating layer and located on an opposite side of the space-charge generating layer as the device channel, wherein the space-charge generating layer has a set of attributes configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the first contact and the second contact.

A second aspect of the invention provides a circuit comprising: a lateral semiconductor device comprising: a device channel; a first contact on a first end of the device channel; a second contact on a second end of the device channel, wherein the second end is opposite the first end, and wherein the first and second contacts are located on a first side of the device channel; a space-charge generating layer located on a second side of the device channel opposite the first side; and an electrode electrically connected to the space-charge generating layer and located on an opposite side of the space-charge generating layer as the device channel; a input circuit electrically connected to the first contact; and an output circuit electrically connected to the second contact, wherein the space-charge generating layer has a set of attributes configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the first contact and the second contact.

A third aspect of the invention provides a method comprising: designing a lateral semiconductor device comprising: a device channel; a first contact on a first end of the device channel; a second contact on a second end of the device channel, wherein the second end is opposite the first end, and wherein the first and second contacts are located on a first side of the device channel; a space-charge generating layer located on a second side of the device channel opposite the first side; and an electrode electrically connected to the space-charge generating layer and located on an opposite side of the space-charge generating layer as the device channel, wherein the designing includes selecting a set of attributes for the space-charge generating layer such that the space-charge generating layer is configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the first contact and the second contact; and fabricating the lateral semiconductor device according to the design.

The illustrative aspects of the invention are designed to solve one or more of the problems herein described and/or one or more other problems not discussed.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the disclosure will be more readily understood from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings that depict various aspects of the invention.

FIGS. 1A and 1B show conventional heterostructure field effect transistors according to the prior art.

FIG. 2 shows an illustrative electric field distribution chart according to the prior art.

FIGS. 3A-3D show illustrative diode devices according to embodiments.

FIGS. 4A-4G show illustrative field effect transistor devices according to embodiments.

FIGS. 5A and 5B show top views of illustrative devices according to embodiments.

FIGS. 6A-6C show top views of illustrative devices according to embodiments.

FIGS. 7A-7C illustrate a device in which the drain electrode is electrically connected to a bottom electrode via a vertical connecting electrode and alternative electrode configurations according embodiments.

FIGS. 8A and 8B show illustrative devices with V-groove gates according to embodiments.

FIG. 9 shows an illustrative flow diagram for fabricating a circuit according to an embodiment.

It is noted that the drawings may not be to scale. The drawings are intended to depict only typical aspects of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements between the drawings.

DETAILED DESCRIPTION OF THE INVENTION

The inventors propose a semiconductor device design, which can provide a solution for increasing an operating voltage and/or maximum power of a semiconductor device over previous design approaches. An embodiment provides a lateral (planar) semiconductor device, which can combine a relatively high breakdown voltage achievable in vertical geometry devices and a relatively low on-resistance achievable in a high mobility, high electron density two dimensional electron gas. A device can include vertical and surface space charge control regions to reduce both surface and bulk electric field components over those present in prior art devices, resulting in a higher breakdown voltage, a lower on-resistance, and/or the like, for a comparable prior art device. A reduction of the electric field components to their theoretical minimum, allows for the highest breakdown voltage and shortest gate-drain spacing and hence the lowest on-resistance.

As indicated above, aspects of the invention provide a lateral semiconductor device and/or design including a space-charge generating layer and electrode located on an opposite side of a device channel as contacts to the device channel. The space-charge generating layer is configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the contacts to the device channel.

As used herein, unless otherwise noted, the term “set” means one or more (i.e., at least one) and the phrase “any solution” means any now known or later developed solution. Furthermore, as used herein, a normally-on device channel means a device channel that is in a conducting state when no external voltage or electric field is applied to it, and a normally-off device channel means a device channel that is in a non-conducting state when no external voltage or electric field is applied to it. As also used herein, an insulating material means a material having a resistivity above 10¹⁰ Ohm×cm; a semi-insulating material means a material having a resistivity in a range of 10¹⁰−10⁵ Ohm×cm; a semiconductor means a material having a resistivity in a range of 10⁵−10⁻³ Ohm×cm; and a metal or semi-metal means a material having a resistivity below 10⁻³ Ohm×cm.

In general, aspects of the invention provide a lateral geometry device including an additional mechanism to control the channel depletion in the electrode spacing. In an embodiment, the device is configured to operate as a diode. For example, FIG. 3A shows an illustrative device 10A, which can be configured to operate as a Schottky diode, according to an embodiment. To this extent, the device 10A is shown including a Schottky (source) contact 12 and an ohmic (drain) contact 14 to a device channel 16 in a lateral device geometry (lateral device contacts). The device channel 16 is formed on a first side of an n-type space-charge generating layer 18. The device 10A also includes an electrode 20 attached to an opposing side of the space-charge generating layer 18. In an embodiment, the electrode 20 is a non-ohmic contact to the space-charge generating layer 18, and also can be a Schottky contact. As used herein, a Schottky contact includes a non-ideal Schottky contact.

It is understood that device 10A is only illustrative of various types of diodes and diode configurations, which can be implemented according to embodiments. To this extent, aspects of the invention provide various types of diodes. For example, FIG. 3B shows an illustrative device 10B, which can be operated as a junction diode, according to another embodiment. In this case, the device 10B is shown including a p-n junction anode contact 22 and an ohmic cathode contact 24 to the n-type device channel 16. Furthermore, FIG. 3C shows an illustrative device 100, which can be operated as a metal-semiconductor-metal (MSM) diode, according to another embodiment. In this case, the device 100 is shown including a pair of symmetrical Schottky contacts 26, 28 to the device channel 16. FIG. 3D shows another illustrative device 10D, which can be operated as a capacitively coupled contact (C³) diode (varactor diode), according to an embodiment. In this case, the device 10D is shown including an insulating layer 30 formed of an insulating material (e.g., a dielectric), which is located on the device channel 16. Additionally, a pair of symmetrical capacitively coupled contacts 30, 32 are shown located on the insulating layer 30.

Furthermore, it is understood that a diode is only illustrative of various types of devices and device configurations, which can be implemented according to embodiments. To this extent, aspects of the invention provide various types of field effect transistors. For example, FIG. 4A shows an illustrative device 40A, which can be operated as a field-effect transistor, according to an embodiment. In this case, the device 40A is shown including a space-charge generating layer 18 and a device channel 16 (e.g., built in or induced) on which a set of lateral device contacts are located. The lateral device contacts include a source contact 42, a drain contact 44, and two gate contacts 46A, 46B. The gate contacts 46A, 46B are located on a top barrier layer 48 and a gate dielectric layer 50, which are located in the spacing between the source contact 42 and the drain contact 44.

The device 40A also can include a potential barrier formed between the bottom electrode 20 and the space-charge generating layer 18. For example, the device 40A is shown including a bottom barrier layer 52 below which the electrode 20 is located. The bottom barrier layer 52 can form the potential barrier between the bottom electrode 20 and the space-charge generating layer 18 using any solution, e.g., a p-n junction (e.g., the barrier layer 52 is a p-type layer, while the space-charge generating layer 18 is an n-type layer), a heterojunction, and/or the like.

It is understood that the configuration of the device 40A is only illustrative. To this extent, other embodiments can provide a device with a single gate contact and/or without one or more of: the top barrier layer 48; the gate dielectric layer 50; the bottom barrier layer 52; and/or the like. For example, FIG. 4B shows an illustrative device 40B, which can be operated as a field-effect transistor, according to an embodiment. In this case, the device 40B is configured similar to the device 40A (FIG. 4A), but includes a single gate 46 and does not include the bottom barrier layer 52 (FIG. 4A). To this extent, the electrode 20 can comprise a Schottky contact.

Additionally, other embodiments can provide a device with one or more additional design features to further improve the performed of the device. For example, FIG. 4C shows an illustrative device 40C, which can be operated as a field-effect transistor, according to an embodiment. In this case, the device 40C is configured similar to the device 40A (FIG. 4A), but includes a single gate 46. An isolation layer 54 (e.g., a layer of a dielectric material) is located on the gate 46 and the gate dielectric layer 50, and a source surface structure 54A and a drain surface structure 54B are located on the isolation layer 56. In an embodiment, the surface structures 54A, 54B are field plates. In this case, during operation of the device 40C, the field plates 54A, 54B can reduce electric field non-uniformities at the edges of the source contact 42 and drain contact 44, respectively. In another embodiment, one or both surface structures 54A, 54B are formed of a low conducting layer of material. The low conducting layer can have a sheet resistance between approximately 10³ Ohms per square and approximately 10⁷ Ohms per square and can have a characteristic charging-recharging time larger than 1/(2πf_(MIN)), where f_(MIN) is a lowest target operating frequency for the device 40C. Furthermore, the low conducting layer can be contacting any combination of zero or more of the gate 46, the source contact 42, and/or the drain contact 44.

In an embodiment, the device can be configured to include a normally-off device channel. For example, the space-charge generating layer 18 can have a non-uniform doping, composition, composition grading, and/or the like. FIG. 4D shows an illustrative device 40D, which can be operated as a normally-off field effect transistor, according to an embodiment. In this case, an n-type space-charge generating layer 18D includes a p-type region 60 embedded therein, which is located under a gate 46 of the device 40D. A potential barrier at an interface between the p-type region 60 and the channel 16 depletes the channel 16, thereby enabling the device 40D to be operated as a normally-off field effect transistor (e.g., a HFET, MISHFET, and/or the like). FIG. 4E shows another illustrative device 40E, which can be operated as a normally-off field effect transistor, according to an embodiment. In this case, the device 40E is shown including two gates 46A, 46B and a space-charge generating layer 18D including the embedded p-type region 60 described herein. Additionally, the channel layer 16E and top barrier layer 48E include an embedded region 62 located under one of the gates 46A, in which one or more modifications are made to create a normally-off device channel. Illustrative modifications include one or more of: a change in composition, a doping, implanted charges, and/or the like.

A device also can include one or more additional design features to assist with prolonging an operating life of the device, integrating the device in a circuit, and/or the like. To this extent, a device can include one or more heat sink elements to remove excess heat, which can accumulate during operation of the device. For example, FIG. 4F shows an illustrative device 40F, which can be operated as a normally-off field effect transistor, according to an embodiment. The device 40F includes a heat spreading layer 64 located adjacent to the electrode 20 on a side opposite of the space-charge generating layer 18D and a heat sink 66 located adjacent to the heat spreading layer 64. FIG. 4G shows still another illustrative device 40G, which can be operated as a normally-off field effect transistor, according to an embodiment. The device 40G includes a substrate 20G having a via-hole 21G included therein. The substrate 20G can be formed of silicon, sapphire, and/or the like.

While certain design features are only shown in conjunction with a particular device configuration, it is understood that each feature described herein can be incorporated on a corresponding device design. For example, a diode 10A-10D described herein can include a potential barrier formed between the bottom electrode 20 and the space-charge generating layer 18.

During operation of a device described herein (e.g., a diode 10A-10D, a field-effect transistor 40A-40G, and/or the like, which are subsequently collectively referred to as a device 10, 40), the space-charge generating layer 18 and the electrode 20 can form a reverse biased junction when an operating voltage of the device 10, 40 is applied to the lateral device contacts. The reverse biased junction can provide control of the channel depletion in the electrode spacing. For example, the reverse biased junction can form a space-charge region in the space-charge generating layer 18. In an embodiment, a thickness, composition, doping type, profile, and/or the like, in the space-charge generating layer 18 are selected such that, at a maximum operating voltage for the device 10, 40, the space-charge region extends over substantially all of the space-charge generating layer 18 and at least partially depletes the device channel 16.

The space-charge generating layer 18 can be configured to include a space-charge generating and voltage blocking region. For example, when implemented in a circuit, the electrode 20 can have the same applied voltage as a source contact (e.g., as shown in FIGS. 4D-4G), although the electrode 20 also can have the gate voltage or a floating potential. When the device 10, 40 is in the on state, current flows in the (highly conducting) device channel 16 between the lateral source and drain contacts. When the device 10, 40 is in the off state, the device electric field is primarily controlled by the space-charge generated in a vertical voltage blocking region formed in the space-charge generating layer 18 between the electrode 20 and the drain contact located on the opposing side of the space-charge generating layer 18. For example, as a voltage across the device 10, 40 increases (e.g., a voltage between the Schottky and Ohmic contacts in a Schottky diode, between the anode and cathode in a junction diode, between electrodes in MSM and varactor diodes, the drain voltage in a FET, and/or the like), a voltage between the bottom electrode 20 and the high voltage contact (e.g., a drain contact of a FET) also increases. The latter increase in voltage causes a depletion region to develop in the space-charge generating layer 18 and enlarge as the voltage increases. When the depletion region in the space-charge generating layer 18 reaches the device channel 16 and further enlarges, the depletion region depletes the device channel 16 thereby enforcing full depletion of the device channel 16.

Using the device 40A shown in FIG. 4A as an illustrative example, various aspects of configuring a device described herein are described. A thickness of the space-charge generating layer 18, d_(SCG), is measured between the interfaces of the bottom barrier layer 52 and the channel 16 with the space-charge generating layer 18 for the device 40A. In other device configurations, the thickness d_(SCG) can be measured differently. For example, when the electrode 20 is a Schottky contact and the device is an HFET, d_(SCG) corresponds to a distance between electrode 20 and a two-dimensional electron gas (2DEG) plane. In the case of an HFET device including a p-n junction forming the bottom barrier layer 52, d_(SCG) corresponds to a distance between the p-n junction interface and the 2DEG plane, and/or the like.

Regardless, d_(SCG) can be selected to ensure the channel depletion and to prevent breakdown in the space-charge generating layer 18. Assuming the electrode 20 has a zero voltage potential and for a maximum drain operating voltage for the device, V_(DM), d_(SCG) can be calculated as:

$\begin{matrix} {d_{SCG} = \frac{2V_{DM}}{E_{M}}} & (1) \end{matrix}$ where V_(BI) is a maximum allowable field in the space-charge generating layer 18. In an embodiment, E_(M) is less than the breakdown field for the space-charge generating layer 18, E_(BD). In a more particular embodiment, E_(M)≈(0.5−0.7)×E_(BD).

A doping level, N_(D), and a doping profile in the space-charge generating layer 18 can be configured to deplete the channel 16 near the drain contact 44 at a maximum drain voltage, V_(DM). As an example, for uniform doping of the space-charge generating layer 18, the doping level, N_(D), can be calculated as:

$\begin{matrix} {N_{D} = \frac{{ɛɛ}_{0}E_{M}^{2}}{q\left( {V_{DM} - V_{BI} - V_{PO}} \right)}} & (2) \end{matrix}$ where V_(BI) is a built-in voltage of the bottom barrier layer 18; V_(PO) is the pinch-off voltage of the channel 16 near the drain contact 44; q is the elementary charge; ∈ is the relative dielectric permittivity of the space-charge generating layer 18; and ∈₀ is vacuum permittivity. For a general case of a non-uniform doping profile in the space-charge generating layer 18, the doping can be configured to meet following condition:

$\begin{matrix} {{V_{DM} - V_{BI} - V_{PO}} = {\int_{0}^{d_{SCG}}{{\mathbb{d}y}{\int_{0}^{d_{SCG}}{\frac{{qN}_{D}(y)}{{ɛɛ}_{0}}{\mathbb{d}y}}}}}} & (3) \end{matrix}$

As a more particular illustrative example, a design for the space-charge generating layer 18 for a high voltage power HFET is described. For example, the HFET can comprise a GaN based HFET configured to operate at a maximum drain voltage of 600 Volts, having a breakdown field E_(BD)=3 MV/cm, and a relative dielectric permittivity of the GaN, ∈=8.9. Assuming: a maximum safe field in the space-charge generating layer 18, E_(M)=2 MV/cm; the bottom barrier is formed by a Schottky contact; V_(BI)=1 Volt; a channel pinch-off voltage, V_(PO)=4 V; and a uniform doping of the space-charge generating layer 18, using formula (1): d_(SCG)=6×10⁻⁴ cm=6 μm; and using formula (2): N_(D)=3.3×10¹⁶ cm⁻³. The built-in voltage, V_(BI), in the space-charge generating layer 18 is dependent on the technology used to produce the potential barrier. For example, if the bottom barrier is produced by a p-n junction, the built-in voltage of the p-n junction can be used to determine the doping of the space-charge generating layer 18.

Turning to FIG. 4D and the device 40D as another illustrative device, for a space-charge generating layer 18D including the embedded p-type region 60 below the gate 46, one or more additional design considerations can be taken into account to ensure depletion of the channel under the gate 46 at a zero gate bias. For example, a distance from the p-type region 60 to the two dimensional electron gas (2DEG), d₁, and a doping level in the region of the channel 16 located between the p-type region 60 and the 2DEG, N_(D1), can be configured to meet the following condition:

$\begin{matrix} {N_{D} = \frac{2{{ɛɛ}_{0}\left( {V_{PO} + V_{TO} - V_{{BI} - {TOP}}} \right)}}{{qd}_{1}^{2}}} & (4) \end{matrix}$ where V_(TO) is a required turn-on voltage of the device 40D and V_(BI-TOP) is a built-in voltage of the top gate electrode 46 with respect to the channel (e.g., 2DEG channel, doped channel, and/or the like).

The various devices 10, 40 described herein can be formed using any solution. To this extent, the space-charge generating layer 18 can be made of: a single crystal semiconductor; textured, poly-crystalline, amorphous, or semi-metal materials; a combination of layers/materials; and/or the like. Formation of the space-charge generating layer 18 can use any approach to form a semiconductor layer having the set of desired composition and/or doping profiles. Such approaches include: growth as part of a material growth process; depositing the growth materials using epitaxial growth methods; diffusion; ion implantation; and/or the like. The space-charge generating layer 18 can have a non-uniform doping, a non-uniform composition (e.g., a graded composition), and/or the like. In an embodiment, the space-charge generating layer 18 includes one or more features, such as a superlattice or other type of heterostructure, to also manage strain, polarization charge, defect concentration, and/or the like, in the device 10, 40.

In an embodiment, a device 10, 40 described herein is a group III-nitride based device. In this case, the channel 16 and space-charge generating layer 18 are formed of group III-nitride materials, such as gallium nitride (GaN), aluminum gallium nitride (AlGaN), indium nitride (InN), AlInN, AlGaInN, and/or the like. For example, the space-charge generating layer 18 can comprise a low-doped buffer layer, such as an n-type GaN layer grown over bulk GaN material. The doping profile and/or composition in the space-charge generating layer 18 can be designed to induce channel depletion under the drain at an operating voltage for the device 10, 40. The device channel 16 can comprise a AlIn(Ga)N/GaN heterostructure, which can be grown on the space-charge generating layer 18. For an HFET (or MISHFET) device, such as device 40A shown in FIG. 4A, the device channel 16 can comprise GaN and the barrier layer 48 can comprise AlInGaN. It is understood that while group III-nitride based devices are used to illustrate aspects of the invention, aspects of the invention are equally applicable to devices made from other types of semiconductor materials. The remaining components of the devices can be formed using any known suitable materials.

One or more aspects of the lateral topology of a device described herein can be configured to control the electric field. For example, FIGS. 5A and 5B show top views of illustrative devices 70A, 70B according to embodiments. In this case, the source electrodes 72A, 72B are topologically equivalent to a circle. Additionally, the drain electrodes 74A, 74B and the gate electrodes 76A, 76B are shown forming rings around the corresponding source electrodes 72A, 72B, with each gate electrode 76A, 76B being enclosed by the ring formed by the corresponding drain electrode 74A, 74B, respectively. It is understood that the various electrodes of the devices 70A, 70B are only topologically equivalent to the corresponding shapes (circles or rings), e.g., as shown in conjunction with the device 70B. As used herein, the term “topologically equivalent” means a geometrical shape that can be obtained from the respective shape (e.g., a ring or a circle) by continuous transformation of the respective shape, where the continuous transformation does not include cutting or reconnecting the shape but refers to shape stretching.

FIGS. 6A-6C show top views of illustrative devices 80A-80C according to embodiments. As indicated in FIG. 6A, a source electrode 82 has a shape of a hexagon, while the drain electrode 84 and the gate electrode 86 are in a shape of hexagonal rings. As defined herein, a hexagonal shape is topologically equivalent to a circle and a hexagonal ring is topologically equivalent to a ring. A device described herein can include more than one set of lateral electrodes (e.g., drain-gate-source electrodes). To this extent, FIGS. 6B and 6C show illustrative devices 80B, 80C with multiple sets of lateral electrodes. The electrodes in each set of lateral electrodes are shown positioned in various lateral positions on the device 80B, 80C. In an embodiment, each set of lateral electrodes are positioned along a lattice, such as a rectangular lattice, a hexagonal lattice (as shown in FIG. 6C), and/or the like.

Additionally, a device described herein can include one or more additional vertical elements to control the electric field. For example, FIG. 7A shows an illustrative device 90 in which the drain electrode 92A is electrically connected to a bottom electrode 94A via a vertical connecting electrode 96A according to an embodiment. Furthermore, the bottom electrode 94A is shown extending from below the drain 44, across the spacing between the gate 46 and the drain 44, and under only a portion of the gate 46. The drain electrode 92A, vertical connecting electrode 96A, and bottom electrode 94A can be formed under and/or over the space-charge generating layer 18 in any of various shapes. For example, FIGS. 7B and 7C show illustrative alternative configurations of the electrodes according to embodiments. In FIG. 7B, the electrodes 92B, 96B, 94B form a smooth bend shape helping to achieve a higher breakdown voltage. In FIG. 7C, the electrodes 92C, 96C, 94C form an L-shape, which can be more readily manufactured as compared to the bend shape shown in FIG. 7B.

A device described herein also can include a gate having a V-groove shape (including a U shape). FIGS. 8A and 8B show illustrative devices 100A, 100B with V-groove gates 102A, 102B, respectively, according to embodiments. The gates 102A, 102B can be insulated using a layer of insulating material 104A, 104B, such as Al₂O₃, Si₃N₄, and/or the like. The V-groove shape can be obtained using any solution, e.g., etching a regrowth of epitaxial layers, and/or the like. The V-groove can be configured so that a top portion of the device channel (e.g., the p-type regrown GaN) contacts the source and drain, while a bottom portion of the device channel (e.g., the n-type GaN) contacts the space-charge generating layer 118A, 118B. Using a V-groove configuration, a length of the channel under the gate 102A, 102B is determined by a thickness of the p-type GaN layer rather than by lithographical methods. As a result, the device 100A, 100B can have a shorter channel length.

As illustrated in FIG. 8A, the space charge generating layer 118A can comprise a lightly doped n-type layer (e.g., n− GaN). The bottom electrode 120A is formed by a highly doped (e.g., (n+ GaN) bottom portion 120A of the space-charge generating layer 118A. As illustrated in FIG. 8B, the space-charge generating layer 118B (e.g., an n-type GaN layer) can be grown on n-type SiC. A buffer layer can be located between the SiC and the space-charge generating layer 118B. The buffer layer can comprise a plurality of GaN or AlGaN epitaxial layers, which are epitaxially grown to reduce stress due to a lattice mismatch between the SiC and the GaN layer. As is further illustrated in FIG. 8B, a conducting and/or semiconducting substrate can be used to form the bottom electrode. For example, the n-type SiC can have a top portion, which is lightly doped and on which the buffer layer is grown, and a bottom portion that is highly doped to form the bottom electrode 120B.

A semiconductor described herein can be formed of any type of semiconductor material. Illustrative semiconductor materials include: silicon (Si), silicon carbide (SiC), germanium (Ge), zinc oxide (ZnO), various types of group III-V or II-VI compound materials, and/or the like. Illustrative group III-V materials include group III nitride materials, which include one or more group III elements (e.g., boron (B), aluminum (Al), gallium (Ga), and indium (In)) and nitrogen (N), such that B_(W)Al_(X)Ga_(Y)In_(Z)N, where 0≦W, X, Y, Z≦1, and W+X+Y+Z=1. Illustrative group III nitride materials include AlN, GaN, InN, BN, AlGaN, AlInN, AlBN, InGaN, GaBN, AlGaInN, AlGaBN, AlInBN, and AlGaInBN with any molar fraction of group III elements. Additional illustrative group III-V materials include GaAs, GaAlAs, InGaAs, indium phosphorus (InP), and/or the like. Similarly, a device described herein can be fabricated on a substrate formed of any of various types of compound semiconductor or dielectric materials, including, for example: sapphire; diamond; mica; ceramic; germanium (Ge); various types of group III nitride substrates including GaN, AlN, BN, AlGaN, AlGaInN, GaBN, AlBN, AlInBN, AlGaBN, and/or the like; LiGaO₂, LiNbO₂, ZnO; Si; SiC; GaAs; and/or the like. Furthermore, the substrate can comprise a conducting and/or semiconducting substrate.

Aspects of the invention are shown and described primarily with reference to a heterostructure field effect transistor. However, it is understood that aspects of the invention can be implemented in various types of field-effect transistors, including, for example, a field-effect transistor, a heterostructure field-effect transistor, an insulated gate field-effect transistor, an insulated gate heterostructure field-effect transistor, a multiple heterostructure field-effect transistor, a multiple heterostructure insulated gate field-effect transistor, an inverted field-effect transistor, an inverted heterostructure field-effect transistor, an inverted insulated gate field-effect transistor, an inverted insulated gate heterostructure field-effect transistor, an inverted multiple heterostructure field-effect transistor, an inverted insulated gate multiple heterostructure field-effect transistor, and/or the like. Additionally, as described herein, aspects of the invention can be implemented in other types of semiconductor devices, including for example, a diode of any type, a semiconductor resistor, a semiconductor sensor, a light emitting diode, a laser, an integrated element, and/or the like.

In an embodiment, the invention provides a method of designing and/or fabricating a circuit that includes one or more of the devices designed and fabricated as described herein. To this extent, FIG. 9 shows an illustrative flow diagram for fabricating a circuit 1026 according to an embodiment. Initially, a user can utilize a device design system 1010 to generate a device design 1012 for a semiconductor device as described herein. The device design 1012 can comprise program code, which can be used by a device fabrication system 1014 to generate a set of physical devices 1016 according to the features defined by the device design 1012. Similarly, the device design 1012 can be provided to a circuit design system 1020 (e.g., as an available component for use in circuits), which a user can utilize to generate a circuit design 1022 (e.g., by connecting one or more inputs and outputs to various devices included in a circuit). The circuit design 1022 can comprise program code that includes a device designed as described herein. In any event, the circuit design 1022 and/or one or more physical devices 1016 can be provided to a circuit fabrication system 1024, which can generate a physical circuit 1026 according to the circuit design 1022. The physical circuit 1026 can include one or more devices 1016 designed as described herein.

In another embodiment, the invention provides a device design system 1010 for designing and/or a device fabrication system 1014 for fabricating a semiconductor device 1016 as described herein. In this case, the system 1010, 1014 can comprise a general purpose computing device, which is programmed to implement a method of designing and/or fabricating the semiconductor device 1016 as described herein. Similarly, an embodiment of the invention provides a circuit design system 1020 for designing and/or a circuit fabrication system 1024 for fabricating a circuit 1026 that includes at least one device 1016 designed and/or fabricated as described herein. In this case, the system 1020, 1024 can comprise a general purpose computing device, which is programmed to implement a method of designing and/or fabricating the circuit 1026 including at least one semiconductor device 1016 as described herein.

In still another embodiment, the invention provides a computer program fixed in at least one computer-readable medium, which when executed, enables a computer system to implement a method of designing and/or fabricating a semiconductor device as described herein. For example, the computer program can enable the device design system 1010 to generate the device design 1012 as described herein. To this extent, the computer-readable medium includes program code, which implements some or all of a process described herein when executed by the computer system. It is understood that the term “computer-readable medium” comprises one or more of any type of tangible medium of expression, now known or later developed, from which a stored copy of the program code can be perceived, reproduced, or otherwise communicated by a computing device.

In another embodiment, the invention provides a method of providing a copy of program code, which implements some or all of a process described herein when executed by a computer system. In this case, a computer system can process a copy of the program code to generate and transmit, for reception at a second, distinct location, a set of data signals that has one or more of its characteristics set and/or changed in such a manner as to encode a copy of the program code in the set of data signals. Similarly, an embodiment of the invention provides a method of acquiring a copy of program code that implements some or all of a process described herein, which includes a computer system receiving the set of data signals described herein, and translating the set of data signals into a copy of the computer program fixed in at least one computer-readable medium. In either case, the set of data signals can be transmitted/received using any type of communications link.

In still another embodiment, the invention provides a method of generating a device design system 1010 for designing and/or a device fabrication system 1014 for fabricating a semiconductor device as described herein. In this case, a computer system can be obtained (e.g., created, maintained, made available, etc.) and one or more components for performing a process described herein can be obtained (e.g., created, purchased, used, modified, etc.) and deployed to the computer system. To this extent, the deployment can comprise one or more of: (1) installing program code on a computing device; (2) adding one or more computing and/or I/O devices to the computer system; (3) incorporating and/or modifying the computer system to enable it to perform a process described herein; and/or the like.

The foregoing description of various aspects of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and obviously, many modifications and variations are possible. Such modifications and variations that may be apparent to an individual in the art are included within the scope of the invention as defined by the accompanying claims. 

What is claimed is:
 1. A method comprising: designing a lateral semiconductor device comprising: a device channel; a first contact on a first end of the device channel; a second contact on a second end of the device channel, wherein the second end is opposite the first end, and wherein the first and second contacts are located on a first side of the device channel; a space-charge generating layer located on a second side of the device channel opposite the first side; and an electrode electrically connected to the space-charge generating layer and located on an opposite side of the space-charge generating layer as the device channel, wherein the designing includes selecting a set of attributes for the space-charge generating layer such that the space-charge generating layer is configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the first contact and the second contact; and fabricating the lateral semiconductor device according to the design.
 2. The method of claim 1, wherein the selecting includes selecting a thickness of the space-charge generating layer to provide complete depletion of the device channel at a maximum operating voltage of the device and to prevent breakdown in the space-charge generating layer.
 3. The method of claim 1, wherein the selecting includes selecting a doping level and a doping profile in the space-charge generating layer to provide complete depletion of the device channel at a maximum operating voltage of the device.
 4. The method of claim 1, wherein the device is a field-effect transistor, the device further including at least one gate contact to the device channel located on the first side of the device channel, and wherein the space-charge generating layer includes an embedded region located under at least one of the at least one gate contact, wherein the selecting includes selecting a doping level in the embedded region to deplete the device channel under the at least one of the at least one gate contact at a zero gate bias.
 5. The method of claim 1, wherein the fabricating includes forming the second contact and the electrode such that the electrode is electrically connected to the second contact.
 6. A lateral semiconductor device comprising: a device channel; a first contact on a first end of the device channel; a second contact on a second end of the device channel, wherein the second end is opposite the first end, and wherein the first and second contacts are located on a first side of the device channel; a space-charge generating layer located on a second side of the device channel opposite the first side; and an electrode electrically connected to the space-charge generating layer and located on an opposite side of the space-charge generating layer as the device channel, wherein the space-charge generating layer has a set of attributes configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the first contact and the second contact.
 7. The device of claim 6, wherein the space-charge generating layer is configured such that the space-charge region completely depletes the device channel at a maximum operating voltage of the device.
 8. The device of claim 6, wherein the device is a diode.
 9. The device of claim 6, wherein the electrode is a non-ohmic contact to the space-charge generating layer.
 10. The device of claim 6, further comprising a barrier layer located between the space-charge generating layer and the electrode, wherein the barrier layer forms a p-n junction with the space-charge generating layer.
 11. The device of claim 6, wherein the space-charge generating layer has at least one of: a non-uniform doping or a non-uniform composition.
 12. The device of claim 6, wherein at least one of: the first contact or the second contact, is electrically connected to the electrode.
 13. The device of claim 6, wherein the device is a field-effect transistor, the device further including at least one gate contact to the device channel located on the first side of the device channel.
 14. The device of claim 13, wherein the space-charge generating layer includes an embedded region located under at least one of the at least one gate contact, wherein the embedded region is configured to deplete the device channel under the at least one of the at least one gate contact at a zero gate bias.
 15. The device of claim 13, wherein the first contact is a source contact topologically equivalent to a circle, wherein the second contact is a drain contact topologically equivalent to a ring, and wherein the at least one gate contact is topologically equivalent to a ring located between the first and second contacts.
 16. The device of claim 13, wherein the at least one gate is in the form of a V-groove.
 17. A circuit comprising: a lateral semiconductor device comprising: a device channel; a first contact on a first end of the device channel; a second contact on a second end of the device channel, wherein the second end is opposite the first end, and wherein the first and second contacts are located on a first side of the device channel; a space-charge generating layer located on a second side of the device channel opposite the first side; and an electrode electrically connected to the space-charge generating layer and located on an opposite side of the space-charge generating layer as the device channel; an input circuit electrically connected to the first contact; and an output circuit electrically connected to the second contact, wherein the space-charge generating layer has a set of attributes configured to form a space-charge region to at least partially deplete the device channel in response to an operating voltage being applied to the first contact and the second contact.
 18. The circuit of claim 17, wherein the device is a field-effect transistor, the device further including at least one gate contact to the device channel located on the first side of the device channel, and the circuit further including a control circuit electrically connected to the at least one gate contact.
 19. The circuit of claim 18, wherein the first contact comprises a source contact of the field-effect transistor and wherein the circuit is configured to apply a same voltage to the source contact and the electrode.
 20. The circuit of claim 18, wherein the space-charge generating layer includes an embedded region located under at least one of the at least one gate contact, wherein the embedded region is configured to deplete the device channel under the at least one of the at least one gate contact at a zero gate bias. 